Enhancing EU Cyber Defense Through Hardware Trojans Detection Capabilities
Software Trojans and cybersecurity are a concern worldwide. Hardware Trojans are likely to be an issue faced by the Defence Industry of all countries. Information on how defense industry stakeholders deal with HT in Defense Products is by nature scarce or even inaccessible. It is however fair to assume that they adapt and use IC RE methodologies, notably some developed for IP infringement, to search for HTs. With these RE methodologies, checking a chip after its fabrication implies to deconstruct and analyze the whole surface and all the layers of a chip. It is thus hard to know for sure which states has acquired Hardware Trojan detection capabilities. There are however indications that some States could be in the process of acquiring such capabilities.
Hepp et al., A Pragmatic Methodology for Blind Hardware Trojan Insertion in Finalized Layouts. Arxiv. Aug. 2022. Accessed on 22.02.2023 at the address https://arxiv.org/abs/2208.09235.
Ludwig M, et al., ViTaL: Verifying Trojan-Free Physical Layouts through Hardware Reverse Engineering. 2021. IEEE. Accessed on 23.02.2023 at the address https://ieeexplore.ieee.org/document/9707702.
X. Cao, et al., "A hardware Trojan embedded in the Inverse Widlar reference generator," 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), 2015, pp. 1-4, doi: 10.1109/MWSCAS.2015.7282131.
Y. Liu, et al., "Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 4, pp. 1506-1519, April 2017, doi: 10.1109/TVLSI.2016.2633348.
T. Inoue, et al., "Designing hardware trojans and their detection based on a SVM-based approach," 2017 IEEE 12th International Conference on ASIC (ASICON), 2017, pp. 811-814, doi: 10.1109/ASICON.2017.8252600.
H. Salmani and M. M. Tehranipoor, "Vulnerability Analysis of a Circuit Layout to Hardware Trojan Insertion," in IEEE Transactions on Information Forensics and Security, vol. 11, no. 6, pp. 1214-1225, June 2016, doi: 10.1109/TIFS.2016.2520910.
R. S. Chakraborty, et al., "On-demand transparency for improving hardware Trojan detectability," 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, 2008, pp. 48-50, doi: 10.1109/HST.2008.4559048.
Zachariasen M., Fixed Orientation Interconnection Problems: Theory, Algorithms and Applications DOCTORAL DISSERTATION. Department of Computer Science (DIKU) Faculty of Science University of Copenhagen.
Torrance, et al., “The state-of-the-art in semiconductor reverse engineering” 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 333-338.
Huei Hao Yap and Zhi Jie Lau, “Delayering Techniques: Dry/Wet Etch Deprocessing and Mechanical Top-Down Polishing”, Microelectronics Failure Analysis: Desk Reference, 7th ed., Edited By Tejinder Gandhi, ASM International, 2019, p 379–390.
H. B. Kor, et al., "Sample Preparation for Deprocessing of 3D Multi-Die Stacked Package," 2020 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2020, pp. 1-6.